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the number of channels which a single data utilization 
system serves, as well as the overall data utilization rate. 
When the data utilization rate is very low as, for ex- 
ample, in a deep space mission, the rate of data flow from 
each channel is low, resulting in a significant number of 
non-redundant data samples stored in the buffer memory 
of each data channel, and more importantly, a large time 
delay between the time a non-redundant data sample is 
stored in the buffer memory and the time such sample is 
10 transferred out of the channel. Such large time delay is 
often ‘unacceptable for many operationally important 
measurements, whose associated subsystems may require 
timely correction in the event of anomalous behavior. For 
example, some space missions could experience catastro- 
A Wgch a time 15 phic failure, unless signals are received from certain sub- 
systems in the spacecraft with a minimum delay, so that 
corrective measures could be taken on the ground to avert 
such fagure. 
OBJECTS AND SUMMARY OF THE INVENTION 
vide an improved data compression system. 
- 
I 
, 
” U.S. CI. 340-1723 
umt, deslgned to mlnlmize the time required to Pass data 
through the channel from a source which has previously 
been found to provide non-redundant data. The unit in- 
cludes a memory with a word associated with each source. 
The word includes a significance-indicating bit which is 20 
set when data, received from its associated source, is de- 
termined by a processor to be non-redundant. The data is 
thereafter transferred to a first-in first-out buffer memory. 
It is a primary object of the present invention to pro- 
men ,  when the channel is activated to supply data, the 
cance-indicating bit to directly transfer data from a source 
associated with the word, rather than data from the 
buffer. 
Another object of the present invention is to provide 
memory is searched for a word with a set signifi- 25 an improved data channel through which significant data 
may be communicated from any One Of a plurality Of 
data-providing S O W C ~ S  with a minimum of time d e b .  
A further object of the present invention is the pro- 
vision of an improved minimum time delay unit which 
can be conveniently incorporated in presently known gen- 
30 eral time multiplexed data compression channels in order 
to minimize the delay associated with the transfer of non- 
redundant data samples from any one of a plurality of 
sources connected to the channel, to a data utilization 
Still a further object of the present invention is to pro- 
vide a data communication system, finding particular uti- 
lity in space missions and designed to minimize the time 
between the reception of non-redundant data samples 
from a data-providing source to the system’s transmitter, 
These and other objects of the present invention are 
achieved by incorporating, in an otherwise conventional 
time multiplexed data compression channel, a minimum 
Herebefore, whenever dah ,  provided by a plurality of 45 time delay unit. This unit is operable to address any 
sources, is to be efficiently supplied to a data one of the sources to receive data therefrom and transfer 
system, such as a transmitter or computer, time multiplex- such data to the Output stage Of the Of 
h g  and data compressioll techniques are generally em- data from the buffer memory, when it is indicated that 
ployed. In the prior art, particularly that relating to the data, Previously received from such source by the proc- 
communication of data from spacecrafts or satellites, sys- 50 essor Of the data has been found 
tems are known which include arrangements whereby any to be non-redundant- 
one of a plurality of sources is selectively addressed to re- Briefly, the minimum time delay (MTD) unit includes 
ceive data therefrom. The received data is analyzed by a a memory With a mdtibit storage word for each one 
processor to determine the significance or non-redundancy of the data-providing sources. Each word includes a 
of the data in accordance with selected processing param- 55 significance-indicating bit which is set when the processor 
eters or criteria. These may be fixed or adaptive. If the Of the channel receives data from the source associated 
data is found to be non-redundant, it is transfererd to a with the word, of which the bit forms a part. and the 
first-in first-out buffer memory. The output of the buffer received data is found to be non-redundant. The MTD 
memory is supplied to an output stage, which is in turn unit also includes an addressor, capable of addressing 
connected to a data utilization device such as a transmitter. 60 the unit’s memory, One Of the sources, and associated 
Such an arrangement may be thought of as a data channel. logic control circuitry. Time sharing techniques are em- 
When a data utilization system is connected to receive ployed to share the addressing of the source and the 
data from the output stages of several data channels, the MTD memory by the Processor and the MTD addressor. 
system sends data-transfer control signals to the channel In operation, when the processor addresses any of 
from which it is ready to receive signals, thereby enabling <;5 the data Sources to receive data therefrom, it also ad- 
one data utilization system to Serve a plurality of &an- dresses the MTD memory to read out the word associated 
nels. with the particular source. If the data received by the 
Since the flow of data into the buffer memory of each processor from the source is found to be non-redundant, 
channel is dependent on the non-redundancy of the data the significance-indicating bit of the word is set. Then, 
from the various sources which the channel serves, the 70 during the time when the MTD addressor is capable of 
data flow is of an irregular rate. This rate may exceed the addressing any of the sources, if data-transfer control 
buffer memory output rate, the latter being a function of signals are received from the data utilization system, in- 
ORIGIN OF INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract and is subject 
to the provisions of Section 305 of the National Aeronau- 
tics and Space Act of 1958, Public Law 85-568 (72 Stat. 35 system. 
435; 42 USC 2457). 
BACKGROUND OF THE INVENTION 
Field of the invention 
system and, more particularly, to improvements in a gen- 
era1 time multiplexed data compression system. 
Description of the prior art 
This invention generally relates to a data compression 40 for transmission to earth. 
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dicating that data may be transferred thereto from the whenever the data utilization system 22 is ready to re- 
particular channel, the MTD addressor addresses one of ceive data from data channel 18. Such data-transfer 
the sources, as well as the MTD memory to read out control signals and compressed data may be respectively 
the word associated with such source. If the significance- supplied to and received from other data channels. 
indicating bit of the word read out from the MTD memory As is appreciated by those familiar with the art, a 
is in a set state, indicating that previously no-redundant channel, such as data channel 16 has certain advantages, 
primarily that of sending to the data utilization system only 
data which is deemed to be non-redundant or significant. 
or significant data was transferred from that source to 
the processor, the MTD logic control directly supplies 
the current data from the source to the channel’s output 
stage. 
Therein, priority circuitry is incorporated to transfer 
to the data utilization system the data received from the 
MTD unit rather than that from the buffer memory. 
Consequently, the data from the source is directly trans- 
ferred to the data utilization system, bypassing the buffer 
memory and thereby eliminating the delay associated with 
the buffer memory in which the last received data is last 
to be transferred therefrom. Each storage word in the 
MTD memorv further includes a uluralitv of bits used 
to control the-maximum rate at  whfch data from any one 20 
of the sources may be bypassed through the MTD unit 
for direct transfer to the data utilization system. 
The novel features that are considered characteristic 
of this invention are set forth with particularity in the 
appended claims. The invention will best be understood 25 
from the following description when read in connection 
with the accompanying drawings. 
BRIEF DESCRIPTION OF THE DRAWINGS 
generalized time delay multiplexed data compression sys- 
tem with the details of one data channel, represented in 
block form; 
FIG. 2 is a simplified block diagram of an improved 
data channel with the minimum time delay unit of the 35 
present invention; 
FIG. 3 is a detailed block diagram of the novel mini- 
mum time delay unit of the present invention; and 
FIG. 4 is a logic diagram of one of the blocks shown 
in FIG. 3. 
FIG. 1 is a simplified block diagram of a prior art 30 
40 
DESCRIPTION O F  THE PREFERRED 
EMBODIMENTS 
For a better understanding of the present invention, 
reference is first made to a generalized time multiplexed 45 
data compression channel 10, of the type well known 
in the art. The channel PO is shown including a data 
compression processor 12, which is selectively connected 
to any one of data-providing sources 1 through n through 
a random access data switch 14. That is, processor 12 50 
addresses switch 14 to gain access to any one of the 
sources so as to receive data therefrom. The received data 
is then processed by processor 12 which operates in con- 
junction with a processing memory 16. Processing memory 
16 supplies processor 12 with processing parameters or 65 
criteria to determine whether the data received from the 
addressed source is to be deemed significant, or non-re- 
dundant, If found non-redundant, the data together with 
the source address represented as compressed data, is 
supplied to a first-in fist-out buffer memory 20, whose 60 
output is in turn connected to a data utilization system 
22 through an output stage 24. One example of data 
is a transmitting system, such as 
may be used to transmit signals to a receiver. 
more than one data channel, as is the case in most space 
communication. The supply of data from each channel, 
such as channel 10 to the data utilization system 22 is 
controlled by means of data-transfer control signals sup- 
plied by the data utilization system 22 to the output 70 
stage 24. These control signals may comprise a trans- 
mission rate pulse, supplied at the utilization rate of 
system 22. A second signal which is generally in the 
form of an enabling level, and designated in FIG. 1 
as “channel available,” is supplied to output stage 24 79 
The data utilization system 22 may be connected to 66 
However, a basic disadvantage of such a channel is the 
0 delay in the transmission of data from any of the sources 
to the data utilization system, due to the delay through 
the fist-in first-out buffer memory. This delay becomes 
paricularly disadvantageous and sometimes intolerable 
when the data utilization rate of the data utilization system 
5 22 is low, as is often the case in deep space missions, and 
the rate of non-redundant data received from the sources 
is quite high. 
When this happens, a denger exists that the buffer mem- 
orv 20 will overflow with non-redundant information. Also, 
as-the amount of data stored in the buffer 20 increases, the 
delay of the transmission of data through it increases, 
which is most disadvantageous, if significant data from 
any of the sources is to be transmitted as soon as possible 
in order to send corrective measures to a particular sub- 
system where the data source originates to avoid the cata- 
strophic failure thereof. It is the basic object of the 
present invention to minimize the delay encountered 
in the transmission of no-redudant data from any of the 
sources through the data channel. 
The present invention may better be expIained by re- 
ferring to FIG. 2 which is a block diagram of a data 
channel, similar to channel 10, herebefore described, but 
one which includes a minimum time delay unit 30. In 
FIG. 2, elements like those shown in FIG. 1 are designated 
by like numerals. Briefly, the MTD unit 30 includes an 
MTD memory, an MTD addressor, an MTD logic cir- 
cuitry, all of which will be described hereafter in greater 
detail. 
The MTD memory of unit 30 and switch 14 are ad- 
dressable by either the MTD addressor or the data com- 
pression processor 12. In order to control the addressing 
by these two independent means, the data channel is 
assumed to respond to time sharing control signals, des- 
ignated t ,  and tu, supplied by a time sharing control unit 
35. Addressing by processor 12 is limited to the durations 
of signals or pulses t,, while the addressing of the MTD 
addressor is limited to the durations of signals tu. In addi- 
tion to the MTD unit 30, the improved data channel 
includes a channel exit logic 36, replacing the output 
stage 24, shown in FIG. 1. Logic 36, activated by the 
data-transfer control signals from the data utilization sys- 
tem, supplies data to the system 22, i.e. compressed data 
from memory 20 or real time data from the MTD unit 
30, ‘with priority of transmission being given to the real 
time data from unit 30. The priority is determined by an 
exit demand signal supplied to exit logic $34 by unit 30. 
The MTD memory in unit 30 includes a multibit 
storage word for each one of the sources 1 through n. 
Each word includes a significance-indicating bit which 
is set by the processor 12 during the tp period and when 
the data from the source associated with the particular 
word is determined to be non-redundant or significant. 
During the tu period and when the data transfer control 
signals from the data utilization system 2% are received 
by unit 30, the MTD addressor addresses each one of 
the sources as well as its associated word in the MTD 
memory. If when addressing one of the sources, the sig- 
nificance-indicating bit of its associated word is set, 
the data from the particularly addressed source is trans- 
ferred through the unit 30 to the exit logic 316 for trans- 
mission to the data utilization system 22. Consequently, 
the delay in the transmission of the data from the source 
through the channel is eliminated. In addition to the sig- 
nificance-indicating bit, each word in the MTD memory 
includes a plurality of bits used to control the maximum 
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rate at which data from an one of the sources may be source. If the data is found be non-redmdant, proces- 
transferred to the transmitting system 22 through the sor 12, via line 47, causes the setting of the S bit of the 
MTD unit 30. particular word. Also, when read out by an address from 
Reference is now made to FIG. 3 which is a detailed processor 12, the two R bits of the word are supplied to 
block diagram of the MTD unit 30. Therein, the MTD the rate time coincidence logic 52 which provides a true 
memory is designated by numeral 40, )with its address, output A, at a frequency dependent on the decoded binary 
write and read registers designated 41, 42, and 43 respec- states of the two R bits. iwhen the A output is true, con- 
tively. Also, in FIG. 3, the MTD addressor is designated trol logic So causes the C bit to be set. 
by reference numeral 4s. The MTD memory 40 includes Then during a tu period, when the data utilization sys- 
a 4-bit word for each one of the sources 1 through n. tem 22 is ready to receive data from the channel, gate 
In the arrangement diagrammed in FIG. 3, each word 54 is enabled to cause addressor 45 t o  address one of the 
is assumed to consist of a single significance-indicating bit sources, as well as to read out the word associated there- 
designated S, and two R bits. The function of the R bits with in the MTD memory 40. If during such read out, 
is to control the absolute M T D  rate for the particular both the C and the S bits of that particular word are true, 
source associated with the ,word. The fourth bit, desig- 15 gate 57 is enabled to in turn enable the MTD output 
nated C, is assumed to comprise a control logic 60 to transfer to the data utilization system 22 
Briefly, when processm 12 addresses swi during through the channel exit logic 36 the data from the 
a t ,  period to receive data from any of th es, the address source, as well as its address and thereby elimi- 
processor also addresses the memory to read out the nate the delay encountered in the buffer memory 20. 
word associated with the particular addressed source. 20 The minimum delay for any channel depends on the 
If the data received from the source by the processor is number of sources, the data utilization transmission pulse 
found to be significant or non-redundant, the processor rate and the frequency at <which the channel’s R bits 
$2 supplies a significance-indicating signal via line 47 to a provide a true A output. For example, if the number of 
write control logic 50 in the MTD unit to set the S bit sources is 10 and the transmission rate is 10, then the 
of the word which has been read out. Then, when the 25 minimum delay is 10/10=1 or the period of the fre- 
word is rewritten into memory, the S bit thereof is set, quency, whichever is larger. If there has been a relatively 
thereby indicating that previously, data from the source long period of unavailability of the data utilization sys- 
associated with the word has been found to be non-re tem 22 to the data channel, and some of the C bits of 
dundant. Also, when a word is read out in response to an words in the MTD memory 40 are set together with their 
address by processor 12, the bwo R bits are supplied to 30 respective S bits, then the minimum delay for any source 
a rate time coincidence logic 52 to which an elapsed data once the data utilization system becomes available, 
time reference such as a clocked counter is connected. is bounded by the time required to cycle once through 
For each word read out, a true output signal A is then the MTD memory at the transmission pulse rate. 
generated periodically with a frequency equal to the de- It should be pointed out that the rates or frequencies 
coded rate value of the R bits. The A signal is supplied 35 of signals t,, tu and the transmission rate pulses are a 
to the write control logic SO to set the C bit of the function of the overall communication system as well as 
word just read out. Thus, when memory 40 is addressed the absolute value n, that is the number of sources con- 
by processor 82 and a word is read out, either the C nected to the channel. Also, the four frequencies of the 
bit or the S bit or both bits may be set to true. signal A are dependent on the decoding of the states of 
Then, during the period of the time sharing control 40 the two R bits and the timing supplied to the logic 52 
signals tu, representing periods when the MTD addressor (FTG. 3). 
45 may address the MTD memory 40, the time sharing It should further by pointed out that in the foregoing 
signals are supplied to one input of an AND gate 54. example during periods of channel availability, unless 
The transmission rate pulses from the data Utilization the rate at which data from each source could be trans- 
system 22 are supplied to another input of the Same 45 ferred throulgh the MTD unit is limited, half of the non- 
gate while the channel available level is supplied to a redundant data would be transferred to the transmitting 
third input of the gate. Thus, if the transmitting system system 22 (FIG. 2) through unit 30. To prevent this 
22 is ready to receive data from the particular channel, from occurring, the two R bits and the C bit are included 
all three inputs of gate 54 are true, enabling it to actuate in each word. Assuming that the two R bits of the word 
the MTD addressor 45 to address one of the words in 50 associated with channel 1 cause the time coincidence 
memory 40 as well as the Source associated With that logic 52 to provide a true output A only once every 4 
The MTD addressor 45 may comprise seconds, then it should be appreciated that only once in 
which is incremented by true outputs 4 seconds would the c bit of this word be set. Conse- 
quently, the maximum rate at  which data from channel 
of the particular addressed word are set 55 1 can be transferred through unit 30 is once per four 
or true, an AND gate 57 is enabled to provide a true seconds, regardless of the transmission pulse rate, chan- 
output, which serves three functions. One function is to nel availability or the non-redundant activity of channel 
enable an M”D output logic 60 to transfer the data from I. By using two R bits, any one of four frequencies of 
the source addressed by addressor 45, as well as the A may be chosen. The *R bits of each word may be 
source’s address through an MTD output logic 60 as 60 preset o r  reprogrammed at will during operation. The 
real time data to the exit logic 36. Also, the true Output number of R bits is obviously expandable meet de- 
of gate 57 provides the exit demand Signal to exit logic mands for a greater number of absolute MTD rates. 
36 (FIG. 2) to cause the latter to transmit the real time Reference is now made to FIG. 4 which is a simple 
data from the output logic 160 to the data utilization logic diagram of control logic 50 (mG. 3) .  It includes 
system 23 rather than the compressed data from buffer 65 an 0,R gate 62 which is connected to processor 12 to 
memory 20. The third function performed by the output 
of gate ST is to control the and bits write control receive the significance indicating signal via line 47 as 
logic 50 to reset the c and s ,its of a word associated well as to the S bit of read register 43. Thus, the output 
with a Source whose data been transferred through of gate 62 is m e  either When the processor indicates 
the MTD output logic 60 to the exit logic 36. 7o that data received from a source is si#gnificant or when 
For  an explanation of when and how the C bit is set the s bit read out from register 43 is true. 
attention is directed to the following description. The This output is supplied to one input of an AND gate 
processor 12, when receiving data from any of the sources 63 whose other input is connected to an inverter 44, 
address during a tp perio thereby causes the reading out which provides a false output when the output of gate 
of a word from. memory 0 associated with the particular 75 57 is true. Thus when data is transferred through logic 
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60 (FIG. 3), gate 43 is disabled so that its output causes 
the resetting of the S bit by write register 42. 
Logic 50 further includes an OR gate 45 which is set 
to true when A from logic 52 is true or when the C bit 
from register 43 is true. AND 'gate 66 is used to control 
the state of the C bit in write register 42, setting it when 
the output of igate 65 is true and the output of inverter 
64 is true (gate 57 output is false). However, if data is 
transferred through MTID output logic 60, the output of 
inverter 64 is false so that the C bit in register 42 is reset 
irrespective of the output of gate 65. 
There has accordingly been shown and described a 
novel data compression system with a minimum time 
delay unit. It is appreciated that those familiar with the 
art may make modifications in the arrangements as 15 
shown without departing from the spirit of the invention. 
Therefore, all such mod3ications and/or equivalents are 
deemed to fall within the scope of the invention as claimed 
in the appended claims. 
We claim: 20 
I. In a data channel of the type connectable to a data 
utilization system for supplying data for transmission to 
said system upon receipt of data-transfer control signals 
therefrom, the improvement comprising: 
n data-providing sources; 25 
a data compression unit in said channel for receiving 
data from any of said sources addressed thereby, 
said data compression unit including memory means 
for storing data from any addressed source, deter- 
mined by said data compression unit to be non- 30 
redundant in accordance with selected criteria, said 
data compression unit further including an output 
teristics and for storing non-redundant data, said 
data compression unit further including means for 
reading out stored data on the basis of first-in first- 
out; 
a minimum delay unit including a memory of n stor- 
age words, each word being associated with a differ- 
ent one of said sources and including a non-redun- 
dancy-indicating bit, said minimum delay unit in- 
cluding means responsive to said data transfer con- 
trol signals for directly addressing to receive data 
from any one of said sources and addressing the 
memory to read out the word associated with the 
source from 'which data is received, said minimum 
delay unit including readout means for reading out 
the data received from a source only when the non- 
redundancy-indicating bit in the word associated 
therewith is in a set state; 
means connecting the data compression unit to said 
minimum delay unit, to set the non-redundancy- 
indicating bit of a word when data from the source 
associated with said word is found by said data 
compression unit to be non-redundant in accordance 
with preselected criteria; 
channel exit means for supplying to a transmitter data 
from either said data compression means or said 
minimum delay unit; and 
time sharing control means coupled to said data com- 
pression and minimum delay units for controlling 
the periods when said sources and said memory are 
addressed by said data compression and minimum 
delay units. 
6. In combination, a data channel and data utilization 
stage for &pplying data to said data utilization Sys- 
tem from said memory means on a first-in first-out 
basis: 35 comarising: 
means providing data-transfer control signals to  a said 
data channel to receive data therefrom, the data channel 
a memory unit of n storage words, each associated 
with a different one of said It sources, each word 
including a non-redundancy-indicating bit; 
means connecting said memory unit to said data com- 
pression unit to set the non-redundancy-indicating 40 
bit of a word to a first state when data from the 
source associated with said word is non-redundant; 
and 
control means coupled to said sources and said mem- 
ory unit for supplying data to said data utilization 45 
system through said output means directly from an 
addressed source whose associated word has its non- 
redundancy-indicatihg bit in said first state. 
2. The improvement as recited in claim 1 wherein each 
word includes a control bit, settable to said first state at 50 
a selected rate of any one of a plurality of rates, said 
control means including means for supplying data to 
said utilization system through said output means directly 
from an addressed source whose associated word has 
both its non-redundancy-indicating bit and its control 55 
bit in said first state. 
3. The improvement as recited in claim 2 wherein each 
word further includes at least one rate-defining bit for 
controlling the rate at which the control bit of the word 
is set at said first state. 
. The improvement as recited in claim 3 wherein each 
word includes z rate-defining bits and said control means 
includes time coincidence logic means for decoding the 
states of said z rate-deiining bits to provide a rate con- 
trol signal at any of 2, rates which is a function of the 65 
states of said z rate-defining bits and means for setting 
said control bit when said control signal is of a predeter- 
mined true indicating level. 
5. In a data channel of the type connectabre to a trans- 
mitter to supply data thereto for transmission upon re- 70 
ceiving data-transfer control signals therefrofn, the im- 
provement comprising : 
BO 
data aroviding sources: 
a &wasty  of data-providing sources; 
a data compression unit including a processor for re- 
ceiving data from any one of said sources to deter- 
mine the non-redundancy of data therefrom in 
accordance with preselected criteria, &st-in h t - o u t  
memory means for storing data from said sources 
determined by said processor to be non-redundant; 
a minimum time delay unit including a memory hav- 
ing storage words, each word associated with a dif- 
ferent one of said sources, each word including a 
non-redundancy-indicating bit, an addressor respon- 
sive to said data-transfer control signals for simul- 
taneously addressing any one of said sources and 
the word associated therewith, and logic means for 
reading out the data from the addressed source when 
at least the non-redundancy-indicating bit is in a 
set state; 
means connecting said processor to said memory to set 
the non-redundancy-indicating bit of a (word asso- 
ciated with a source whose data is determined by 
said processor to be non-redundant; 
time-sharing control means coupled to said data com- 
pression unit and to said minimum time delay unit 
for controlling the addressing of said sources and 
the memory in said minimum time delay unit by 
said data compression unit and said minimum time 
delay unit; and 
channel exit means responsive to said data-transfer 
control signals, the memory means in said data com- 
pression unit and the logic means in said minimum 
time delay unit for transferring data to said utiliza- 
tion means from said memory means unless at least 
the non-redundancy-indicating bit of a word associ- 
ated with a source addressed by said minimum time 
delay unit is in a set state wherein said exit means 
transfers to said utilization unit the data from said 
addressed source. 
7. The data channel as recited in claim 6 wherein the 
a data comp&sion unit for analyzing data from each addressor in said minimum time delay unit comprises a 
of said sources to determine its redundancy charac- 75 counter, incremented by said data-transfer control signals 
3,535,696 
for sequentially addressing the data-providing sources and 
their respective associated words in the memory in said 
minimum time delay unit. 
8. The data channel as recited in claim 7 wherein each 
storage word in the memory of said minimum time delay 
unit includes an additional bit which is set at a rate ' memory in said minimum time delay unit. 
related to the source with which the word is associated, 
said minimum time delay unit further including gating 
means for controlling said channel exit means only 'when 
both the non-redundancy indicating bit and the additional 
. The data channel as recited in claim 6 wherein each 
storage word in the memory of said minimum time delay 
unit includes an additional bit which is set at  a rate re- 
lated to the source with which the word is associated, 
said minimum time delay unit further including gating 
IO. The data channel as recited in claim 9 wherein 
the addressor in said minimum time delay unit com- 
prises a counter, incremented by said date-transfer con- 
trol signals for sequentially addressing the data-providing 
sources and their respective associated words in the 
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means for controlling said channel exit means odywhen 
both the non-redundancy indicating bit and the additional 
bit of a word are in the set state. 
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